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1571 ABSTRACT 
A high frequency oscillator circuit is provided using a 
low cost junction type field effect transistor (TI) with a 
tuned circuit connected to its gate. The frequency of 
operation is determined by the tuned circuit and the 
capacitance reflected from the source to the gate. The 
transistor is matched to the frequency of operation so 
that this frequency falls within the roll-off portion of the 
transistor’s transconductance verses frequency curve, 
preferably somewhat above the 3 db point in frequency. 
Phase shifting necessary to sustain oscillation occurs 
due to the operation of the transistor in the roll-off 
portion of the curve and the addition of a phase shifting 
network (R1, Cl) at the source. The resulting oscillator 
is small, stable, linear and inexpensive. 
11 Claims, 5 Drawing Figures 
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JFET REnECTION OSCILLATOR 
ORIGIN OF THE INVENTION 
The invention described herein was made by an em- 
ployee of the U.S. Government and may be manufac- 
tured and used by or for the Government of the United 
States of America or for governmental purposes with- 
out the payment of any royalties thereon or therefor. in - -
DESCRIPTION 
1. Technical Field 
The invention relates generally to oscillators, and 
more particularly, to high frequency oscillators em- 
ploying low cost field-effect transistors. 15 
2. Background Art 
There exists a substantial body of technology relating 
to electronic oscillators. Conventional circuit topology 
consists essentially of Colpitts, Hartley, Pierce and 
Miller type configurations or variations of these. The 20 
active component in these circuits is typically a bipolar 
or unipolar transistor or a vacuum tube. The passive 
circuitry normally consists of one or more lumped-con- 
stant L-C circuits or a quartz or ceramic crystal. These 
circuits are relatively difficult to tune, or have many 25 
parts and are large in size or are costly relative to per- 
formance. 
Although oscillator circuits exist in the art employing 
field effect transistors, these circuits employ relatively 
expensive high frequency transistors which operate in 30 
the flat portion of their transconductance versus fre- 
quency curves. Such high frequency transistors are 
more expensive than those which operate at lower fre- 
quencies. 
STATEMENT OF THE INVENTION 
35 
Accordingly, an object of the invention is to provide 
an oscillator having high stability. 
A further object of the invention is to provide a low 
cost oscillator. 40 
Another object of the invention is to provide an eas- 
ily tuned oscillator 
Still another object of the invention is to provide an 
oscillator exhibiting linear operation. 
Another object of the invention is to provide an oscil- 45 
lator having few components and of small size. 
A further object is to provide an oscillator capable of 
monolithic construction. 
Yet another object of the invention is to provide an 
oscillator with low power consumption. 
Still another object of the invention is to provide a 
high frequency oscillator employing a low cost field 
effect transistor. 
Accordingly to the invention, these and other objects 
are obtained by a circuit having a junction type field 55 
effect transistor (JFET) operated in the depletion mode 
and somewhere in the roll-off portion of its frequency 
versus transconductance curve, typically where the 
transconductance exhibits close to a 90" phase shift, 
which is usually somewhat above the 3 db point in 60 
frequency. The gate of the transistor is connected to a 
resonating crystal, a conventional parallel L-C circuit 
or any other device which will tune at a given fre- 
quency. The tuned frequency of the tank circuit plus 
capacitance reflected from the source falls somewhere 65 
in the roll-off frequency range of the JFET used. The 
source is loaded with a parallel R-C circuit. When the 
frequency operating point of the JFET is selected to be 
50 
where the source current is about 90" out of phase with 
the input voltage at the gate and the source capacitor 
produces an additional 90" of phase shift, a negative 
resistance and a capacitance are reflected back from the 
source to the gate, whereupon positive feedback occurs 
which sets the condition for oscillation. 
Still other objects and advantages of the invention 
will become readily apparent to those skilled in this art 
from the following detailed description, wherein is dis- 
closed various preferred embodiments of the invention 
and the best mode contemplated for carrying out the 
invention. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 is a typical transconductance versus fre- 
quency curve for the JFET employed in the invention. 
FIG. 2 is a schematic diagram illustrating the funda- 
mental principals of operation of the invention. 
FIG. 3 is a schematic diagram illustrating an opera- 
tional embodiment of the invention. 
FIG. 4 is a schematic diagram illustrating an alterna- 
tive operational embodiment of the invention. 
FIG. 5 is a schematic diagram of a buffer circuit 
which may be employed with the invention. 
DETAILED DESCRIPTION OF T H E  
INVENTION 
Referring to the drawings wherein like reference 
designations identify identical parts throughout the 
several figures, FIG. 1 depicts a typical transconduct- 
ance versus frequency output curve for a JFET. Ac- 
cordingly to this invention, the JFET employed in the 
oscillator circuits have a frequency of operation in the 
roll-off portion of the curve. The best results are 
achieved when the operating point is somewhere above 
the 3 db point in frequency where the transconduct- 
ance, i.e., current in the source, is about 90" out of phase 
with the gate voltage signal. 
The circuit depicted in FIG. 2 is illustrative of the 
principle of operation of the invention. A junction type 
field effect type transistor T I ,  with drain (D), source 
( S ) ,  and gate (G) is connected to operate in the deple- 
tion mode. The drain is connected to the positive termi- 
nal of a direct current power supply, designated as 
+VDD, the negative terminal of which is connected to 
a point of reference potential, such as ground. The 
source is connected to ground through a resistor R,, 
which sets the bias. Either an L-C task circuit or a 
ceramic or quartz crystal is connected between the gate 
and ground. The roll-off frequency of the JFET is 
matched to the resonant frequency of the crystal or tank 
circuit plus capacitance reflected from the source to the 
gate. Operation of the JFET on the roll-off portion 
somewhat above the 3 db point in frequency will pro- 
duce a transconductance with approximately a 90" 
phase shift with respect to the gate voltage. The magni- 
tude of capacitor C, is selected to produce an additional 
90" of phase shift with respect to an input signal at the 
gate. The total phase shift of 180" provides positive 
feedback. In terms of an equivalent circuit, a negative 
resistance and capacitance are reflected back to the gate 
thereby resulting in a total equivalent circuit in the gate 
of primarily an inductance, a capacitance, a resistance 
and a negative resistance, all in parallel with a power 
gain greater than one, thereby producing an infinite Q 
which satisfies the conditions for oscillation. 
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The operation of a JFET in the roll-off region may 
also be viewed by analyzing its gate input admittance 
which can be represented by the following expression: 
be outputted from the source or the gate, the gate out- 
put being preferred. 
FIG. 4 shows an alternative circuit which is essen- 
tially the same as that of FIG. 3 with the exception of 
5 the addition of 1.1K ohm load resistor R3 and a coupling 
capacitor C3 of 0.01 pfd at the drain. The addition of 
these components allows taking the output from the 
where drain thereby to isolate the effect of loading the output 
Yin=admittance seen at the gate produced by the ca- on the frequency of operation. The value of resistor R3 
lo should not be so large as to effect the selected load line 
-RG=negative resistance appearing from the gate to for the transistor operation. With resistor R3 of a magni- 
tude of 1.1K ohm, the operation of the circuit of FIG. 4 
+JoCG=capacitive admittance appearing from the is essentially the Same as that of FIG. 3. 
The circuits employing the invention have a demon- 
A circuit containing a JFET operated in the roll-off 15 strated capability of operating between MHz and 5o 
region can be made to oscillate when a positive resis- MHz with available components, without the range tance equal to the negative resistance at the gate is constituting a theoretical limit. Short term frequency 
stability has been better than 108 with the use of crystals inserted between the gate and ground as long as an inductance is also provided. The inductance may be and better than 106 with the use of L-C tank circuits. provided by a vibrating crystal, a lumped constant in- 20 
ductor or a circuit that otherwise operates as an induc- power drain in the Order Of 3.75 mw has been 
tance. A JFET, therefore, can be made to oscillate at a achieved. Low cost has been achieved because of cir- 
1 Yin = - --RG + J ~ C G ~  
pacitance at the source; 
ground; and 
gate to ground 
frequency within the roll-off region when parallel resis- cuit simplicity, the use of few components and the 
tance and inductance is added. A crystal is preferable of relatively inexpensive, low frequency JFETs consid- 
when stability of the oscillating frequency is required. 25 ering the frequency of operation. Circuit simplicity also 
Tuning is typically accomplished by adding a variable allows for ease Of monolithic COnStrUCtiOn. The Only 
capacitance in parallel with the resistance and induc- components external to the chip would be the crystal O r  
tance. coil and variable tuning components. 
An operational circuit according to the invention is Another alternative arrangement to avoid loading of 
shown in FIG. 3 wherein T1 is a 2N5 163 JFET which is 30 the oscillator is to add a buffer circuit. The buffer may 
conventionally operated at the lower frequencies of the be placed with its input at the source, drain or gate of 
flat portion of its transconductance vs frequency curve. the JFET depending on the particular application. FIG. 
The drain of transistor Ti is connected directly to a 5 shows the input of the buffer connected to the gate of 
power supply, + Voo, which is operating at 15 volts. the JFET of the circuit of FIG. 3 to obtain a large signal 
The source of the JFET is connected to one end of 35 with low-distortion. In this buffer, T2 is a J 110 JFET 
parallel circuit resistance R1 of 20K ohms, and a capaci- with its drain connected to a + 15 V D.C. power supply 
tor, Cl, of 22 pf, the other end of which is connected to designated as +VDD and its source connected to resis- 
ground. Resistor R1 sets the biasing or quiescent current tors & and Rs, in series to ground, both of which are 
through the J E T ,  which, in turn, sets the frequency 220 ohm resistances. The output is taken from the junc- 
range of the circuit. Higher operational frequencies 40 ture of the resistors. The gate operates at about ground 
require larger Currents. This Operational characteristic and the Source is biased at about 4 V D.C., resulting in 
is believed to be due to an increase in the grn of the a Source current of about 9 ma. The split resistance 
device as the current increases. A variable capacitor C2, output further reduces the variations due to loading but 
in the range of 9 to 45 pf, connected between the gate at the expense of gain. 
and ground, provides for fine tuning. Alternatively, a 45 The operating characteristics of the invention, espe- 
capacitor may parallel capacitor c1 to provide cially in terms of frequency range, stability, linearity 
fine tuning. Additionally, a variable resistor in the IOOK 
Ohm to 200K Ohm range (not shown) may be connected 
capacitor C2 for tuning the circuit. The circuit can be 50 
easily tuned by any of these arrangements. A 2 MHz 
crystal is connected from the gate to ground to set the 
approximate frequency of operation of the circuit along 
with the capacitance reflected from the source. The 
frequency. ~f stability is not a major objective, an L-C 
tank circuit may be employed instead of a crystal. A 1M 
ohm resistor, R2, is also connected between the gate and 
ground, to provide a D.C. return or leakage path for the 
gate current when a crystal is employed. 
The circuit illustrated in FIG. 3 was made to oscillate 
at a frequency of 2.0009255 MHz and did not vary more 
than a tenth of a cycle. The bias voltage was + 5  V.D.C. 
at the source which indicated a D.C. current flow of 
about 0.25 ma. A 0.6 V peak to peak oscillating signal 65 
appeared at the source with a 1.8 V peak to peak oscil- 
lating signal appearing at the gate. The signals were 
sinusoidal and exhibited low distortion. The signal may 
and low power drain, renders the invention particularly 
suitable for use in communications receivers and trans- 
processors and digital displays. 
There has been disclosed preferred embodiments of 
the invention, but it is to be understood that the inven- 
tion is capable of use in various combinations and envi- 
within the scope of the inventive concept as disclosed 
and ‘Iaimed. 
from the gate to ground instead Of, Or in addition to mitters and in digital systems such as computers, micro- 
2N5163 JFET will operate in the roll-off region at this 55 ronments and is capab1e Of changes and modifications 
I 
1. An 
a junction type field effect transistor having a source, 
a drain and a gate, said transistor being selected to 
be operational at a frequency within the roll-off 
portion of its transconductance versus frequency 
curve; 
resonant means conjoining with the reflected capaci- 
tance appearing at said gate for determining the 
frequency of oscillation of said transistor within 
said roll-off portion thereby shifting the source 
60 
5 
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6 
current out-of-phase with the signal on the gate; 
circuit means for further shifting the source current 
out-of-phase with said gate signal thereby creating 
positive feedback with respect to said gate signal to 5 
sustain the oscillation. 
2. The oscillator of claim 1 wherein said frequency of 
operation is somewhat above the 3 db point in fre- 
quency of said curve. 
means is an L-C network connected to said gate. 
means is a crystal connected to said gate. 
is an R-C network connected to said source. 
being connectable to the other side of the power 
and supply; 
a tuned circuit connected to said gate; and 
said field effect transistor operating in the roll-off 
portion of its transconductance versus frequency 
curve, its operating point frequency on said curve 
being established by said tuned circuit and capaci- 
tance reflected from the source to the gate. 
7. The circuit of claim 6 wherein said field effect 
8. The circuit of claim 6 wherein a second resistor is 
provided and said drain is connectable to said other side 
of said power supply through said second resistor. 
9. The circuit of claim 6 wherein said tuned circuit 
10. The circuit of claim 6 wherein said tuned circuit 
comprises a parallel L-C tank network. 
11. The circuit of claim 6 wherein said operating 
point frequency is above the 3 db down level for trans- 
3. The oscillator of claim 1 wherein said resonant 10 transistor is of the junction type. 
4. The oscillator of claim 1 wherein said resonant 
5. The oscillator of claim 1 wherein said circuit means 
6. An oscillator circuit comprising: 
a network including a resistor in parallel with a ca- 
a field effect transistor having a source, a drain and a 
15 comprises a crystal. 
pacitor; 
gate, said source being connectable to one side of a 20 conductance. 
power supply through said network and said drain * * * * *  
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